

1/15




Fig. 1A

FIG. 1A

2/15




Fig. 1B

3/15




Fig. 1C




Fig. 1D

Fig. 2A




Fig. 2B





Fig. 2C



5/15




Fig. 2D

6/15




Fig. 2E

7/15





Fig. 2F




Fig. 2G

9/15




Fig. 2H

10/15




Fig. 3A

FIG. 3A

11/15




Fig. 3B

12/15

Fig. 3C




Fig. 3D




Fig. 3E






Fig. 3F



13/15



4

Write into at least a majority of storage elements of
the circuit the values held in Current State

81

Force each "Previous Value Register " to hold the
value of first storage element in state prior to Current
State

82

Force each "Asynchronous Mux Select Register" to
the value that causes "Mux" to select its input from
the "Previous Value Register"

83

Force the simulation to proceed for a non-zero time
period.
(Time period is a small fraction of the simulation cycle
period).

84

Force each "Asynchronous Mux Select Register" to
the value that causes "Mux" to select its input from
first storage element

85

Fig. 3G




Fig. 3H

15/15




Fig. 4